

08/31/00  
JCS926 U.S. PTO

09-01-00

A

EXPRESS MAIL  
LABEL NUMBER EL440976072 US

Page 1 of 2

Case Docket No. LML-187/704

ASSISTANT COMMISSIONER FOR PATENTS  
Washington, DC 20231

Sir:

Transmitted herewith for filing is the patent application of

Inventors: Daniel A. Steigerwald, Michael J. Ludowise,  
Steven A. Maranowski, Serge L. Rudaz and  
Jerome C. Bhat

For: LIGHT EMITTING SEMICONDUCTOR METHOD AND DEVICE

Enclosed are:

☒ Eight sheets of drawing.

☒ An assignment of the invention to LUMILEDS LIGHTING U.S. LLC,  
together with a form PTO-1595 cover sheet. Please record the  
assignment.

☐ Certified copy(s) of the priority document(s), as follows:  
\_\_\_\_\_

☐ A verified statement [of the inventor or assignee] to  
establish small entity status.

☐ Priority is claimed under 35 USC 119 based on the following  
foreign application(s): \_\_\_\_\_.

The filing and recording fee is calculated as follows:

CLAIMS AS FILED, PLUS OR MINUS ANY CLAIMS ADDED OR CANCELLED  
BY PRELIMINARY AMENDMENT

	NUMBER FILED		NUMBER EXTRA		\$ RATE		\$ FEE
Basic Filing Fee							\$ 690
Total Claims	50	-20=	30	X	18	=	\$ 540
Independent Claims	3	- 3=	0	X	_____	=	\$ 0
Assignment Recording Fee [1 assignment]							\$ 40
					TOTAL		<u>\$1270</u>

JCS564 U.S. PTO  
09/652194  
08/31/00

[X] A check for \$1270 is enclosed.

[ ] An Information Disclosure Statement, and Form PTO-1449, and  
\_\_ reference copies are attached.


[ ] The Commissioner is hereby authorized to charge any fees  
which may be required, or credit any overpayment to  
Deposit Account No. \_\_\_\_\_. A duplicate of this sheet is  
enclosed.

[X] If any further filing or recording fees are due, they can be  
charged to Deposit Account No. 14-1435.

[ ] The undersigned attorney has been authorized to effect  
this filing on behalf of the inventor(s). Please accord this  
application a filing date of \_\_\_\_\_ pursuant to  
37 CFR 1.53(b) and 37 CFR 1.10.

Dated:

August 31, 2000



Martin Novack  
Registration No: 25,164  
Attorney for Applicant  
Tel: (203) 255-4373  
Fax: (203) 255-4259

Mailing address:  
1960 Bronson Road, Bldg. 1  
Fairfield, CT 06430

(0-70)

Docket No. LML-187/704

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of: Daniel A. Steigerwald, Michael J. Ludowise,  
Steven A. Maranowski, Serge L. Rudaz and  
Jerome C. Bhat

For: LIGHT EMITTING SEMICONDUCTOR METHOD AND DEVICE

Express Mail mailing label number: EL440976072US

Date of Deposit: August 31, 2000

I hereby certify that the following papers or fees are being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Assistant Commissioner for Patents, Washington, DC 20231

Patent Application, including Specification, 50 claims, (total of 33 pages) and 8 sheets drawing; Declaration (4 sheets); Assignment (3 sheets) and Form PTO-1595 Recording Cover Sheet; Fee of \$1270; Transmittal Letter (2 sheets)

Martin Norack

(Typed or printed name of person mailing papers or fees)

Martin Norack

(Signature of person mailing papers)

August 31, 2000

(Date Signed)

EXPRESS MAIL  
LABEL NUMBER EL440976072US

LML-187/704

Inventors: Daniel A. Steigerwald  
Michael J. Ludowise  
Steven A. Maranowski  
Serge L. Rudaz  
Jerome C. Bhat

LIGHT EMITTING SEMICONDUCTOR METHOD AND DEVICE

RELATED APPLICATION

The subject matter of this application is generally related to subject matter disclosed in copending U.S. Patent Application Serial No. \_\_\_\_\_, filed of even date herewith and assigned to the same assignee as the present application.

FIELD OF THE INVENTION

This invention relates to light emitting semiconductor structures and methods of making same and, more particularly, to devices and methods employing III-V nitride semiconductors and to improving the operation thereof.

## BACKGROUND OF THE INVENTION

Light emitting semiconductors which emit in several regions of the visible spectrum, for example group III-V semiconductors such as aluminum gallium arsenide and gallium phosphide, have achieved commercial acceptance for various applications. However, for applications which require blue or green light, for example green to be used for traffic signal lights or blue for a component of a red-green-blue primary color combination to be used for white lighting, efficient semiconductor light emitters have been sought for shorter visible wavelengths. If such solid state light emitting sources were available at reasonable cost, many lighting applications could benefit from the reliability and low energy consumption that characterize semiconductor operation.

Short wavelength devices also hold promise of providing increased storage capacity on storage media, due to the ability to obtain smaller spot sizes for writing and reading on the media.

Blue light-emitting diodes utilizing silicon carbide were developed during the early 1990's, but exhibited indirect bandgap luminescence which limited the practicality of the devices. Zinc selenide, a group II-VI material, also produces blue light emission. Also, silicon carbide devices, as well as zinc

selenide blue light emitting diodes, have been found to exhibit relatively short lifetimes that limit their usefulness.

A type of short wavelength light emitting devices that has direct energy bandgap, and has shown excellent promise, is based on group III-V nitride semiconductors, which include substances such as GaN, AlN, InN, AlInN, GaInN, AlGaInN, AlInGaInN, BAlN, BInN, BGaN, and BAlGaInN, among others. An example of a light emitting device of this type is set forth in European Patent Publication EP 0926744, which discloses a light emitting device that has an active region between an n-type layer of III-V nitride semiconductor and a p-type layer of III-V nitride semiconductor.

An electrical potential applied across the n and p layers of the diode structure causes generation of photons at the active region by recombination of holes and electrons. The wallplug efficiency of the light emitting diode (LED) structure is defined by the optical power emitted by the device per unit of electric power. To maximize efficiency, both the light generated per watt of drive power and the amount of light exiting from the LED in a useful direction are considered.

As noted in the referenced EP Patent Publication, a considerable effort has been expended in prior art approaches to maximize the light that is generated from the active region. The resistance of the p-type III-V nitride semiconductor layer is much higher than the resistance of the n-type III-V nitride

semiconductor layer. The p-electrode junction with the p-type layer is inherently more resistive than the n-electrode junction with the n-type layer. To reduce the voltage drop across the p-electrode junction with p-type layer, the p-electrode is generally made much larger than the n-electrode. However, although this increase in size of the p-electrode may increase the amount of light available from the active region, it can decrease the fraction of light that exits the device, since much of the light must pass through the p-electrode. Accordingly, attempts were made to maximize the transmittance of the p-electrode.

In an embodiment disclosed in the above referenced EP Publication, the p-layer can be a layer of silver that is sufficiently thin to be transparent. It is noted that silver advantageously forms an ohmic contact at the p-type III-V nitride semiconductor layers. A metal bonding pad is deposited on the silver electrode. In another embodiment disclosed in the referenced EP Patent Publication, the silver layer is thick enough to reflect most of the light incident thereon, and light exits via the substrate. A fixation layer, such as another metal layer, which can be nickel, can be applied over and on the sides of the silver layer, and prevents the diffusion of the metal (e.g. gold) of the contact bonding pad into the silver layer. The diffusion barrier layer is also stated to improve the

stability of the underlying silver layer and improve the mechanical and electrical characteristics of the silver layer. As a result, it is stated that the substrate temperature during the vapor deposition step in which the silver layer is formed can be lowered and the vapor deposition speed increased.

The use of silver for at least the p-electrode in a III-V nitride LED has advantages, but also suffers certain drawbacks and limitations. For example, the operational lifetime of such devices, before severe degradation of performance, has been found to be unacceptably short. It is among the objects of the present invention to address these drawbacks and limitations in existing III-V nitride LEDs.



## SUMMARY OF THE INVENTION

In the copending U.S. Patent Application Serial No. 09/151,554, filed September 11, 1998, and entitled "Light Emitting Device Having A Finely-Patterned Reflective Contact", it is noted that the internally-reflected light in AlInGaN LEDs is particularly susceptible to absorption by the p-layer contact. This contact must cover essentially the entire p-n junction emitting area because current cannot spread laterally in the semiconductor layers. Since the conductivity of the p-type epitaxial layers is extremely low, current is confined directly under the contact metal or to within about 1 um of the contact edge. In devices disclosed in the copending U.S. Application referenced in this paragraph, the p-contact (that is, the electrode coupled to the p-type layer of III-V nitride semiconductor) comprises a metal layer, or multiple metal layers, having a pattern of small openings. The metal or metals used are preferably selected from the group consisting of silver, aluminum, and rhodium, and alloys thereof. An illustrated electrode or contact is a perforated silver mesh obtained by etching a pattern of holes in a silver layer. An optional dielectric encapsulant, preferably having an index of refraction greater than 1.5, such as silicon dioxide, silicon nitride, aluminum nitride, aluminum oxide, hafnium oxide, or titanium

oxide, may be deposited over the p-contact. The encapsulant allows light to be reflected internally above rather than below the silver mirror, which increases its chance for escape without attenuation. In addition, the encapsulant improves the adhesion of the silver film to the LED surface by tacking down the metal at the open spaces across the surface. The dielectric also protects the metal layer from scratches that may occur during fabrication, and protects it from environmental degradation such as oxidation or tarnishing. Typically, in the prior art, LED's were designed, when using opaque contacts (or contact pads), to have the contacts be as small as possible to minimize obscuration of the surface of the LED. In the invention of the copending U.S. Application referenced in this paragraph, the finely patterned electrode can cover the entire surface, or as much thereof as desired, and also can be made as thick as necessary, both of these characteristics serving to minimize contact resistance. As also stated in the referenced copending U.S. Application, light can escape through the small openings in the silver electrode, either directly or after one or more reflections. Use of the small openings is not necessarily preferred at present.

Applicants have noted that the silver electrode metallization is subject to electrochemical migration in the presence of moisture and an electric field, such as, for example,

the field developed as a result of applying an operating voltage at the contacts of the device. Electrochemical migration of the silver metallization to the pn junction of the device results in an alternate shunt path across the junction, which degrades efficiency of the device.

In accordance with a form of the invention, there is defined a light-emitting device which comprises a semiconductor structure having a plurality of semiconductor layers and including an active region within the layers. First and second conductive metal electrodes contact respectively different semiconductor layers of the structure. A migration barrier is provided for preventing migration of metal from at least one of said electrodes onto the surface of the semiconductor layer with which said at least one electrode is in contact.

In one preferred embodiment of the invention, there is defined a light emitting device which comprises a semiconductor structure that includes a light-emitting active region between an n-type layer of III-V nitride semiconductor and a p-type layer of III-V nitride semiconductor. A p-electrode comprising silver metal is deposited on the p-type layer, and an n-electrode is coupled with the n-type layer. Means are provided by which electrical signals can be applied across said electrodes to cause light emission from the active region, and a migration barrier is provided for preventing electrochemical migration of silver metal

from the p-electrode toward the active region.

In disclosed embodiments, the migration barrier comprises a guard ring around the periphery of the p-electrode or a guard sheet covering the p-electrode. The guard ring or guard sheet preferably comprises a conductive material such as a conductive metal or semiconductor that is not susceptible to electrochemical migration under the pertinent conditions.

Further features and advantages of the invention will become more readily apparent from the following detailed description when taken in conjunction with the accompanying drawings.

FIG. 1 is a cross-sectional view of a semiconductor device in accordance with one embodiment of the invention. The device includes a substrate 10, a p-type region 12, and a guard ring 14. The guard ring 14 is formed around the periphery of the p-type region 12. The guard ring 14 is made of a conductive material, such as a conductive metal or semiconductor, which is not susceptible to electrochemical migration under the pertinent conditions. The device also includes an active region 16, which is formed in the substrate 10. The active region 16 is formed in the substrate 10, and is electrically connected to the p-type region 12. The active region 16 is formed in the substrate 10, and is electrically connected to the p-type region 12. The active region 16 is formed in the substrate 10, and is electrically connected to the p-type region 12.

## BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a cross-sectional view of a device of the type set forth in the copending U.S. Patent Application Serial No. 09/151,554, and in which improvements in accordance with embodiments of the invention can be implemented.

Figure 2 is a top view, partially in plan form, of the Figure 1 device.

Figure 3 is a simplified cross-section of the device of Figures 1 and 2.

Figure 4 is another simplified cross-sectional view that is useful in understanding a problem of electrochemical migration that is reduced or eliminated by the invention.

Figures 5 and 6 are scanning electron microscope (SEM) photographs of an edge of the device of Figures 1 and 2, before stress testing, showing the mesh metallization and the junction, and wherein it can be seen that silver metal has not migrated toward the pn junction.

Figures 7 and 8 are SEM photographs of a corner of the device of Figures 1 and 2 after the stress of accelerated reliability testing, which show the migration of silver to the pn junction.

Figure 9 is a graph of light output versus forward current

for a device before and after stressing, illustrating the deterioration of light output for the device which suffered the electrochemical migration of silver to the pn junction due to the stress of the accelerated reliability testing.

Figure 10 is a graph of current versus voltage for a device before and after stressing, illustrating the collapse of the I-V curve for the device after the stress of testing.

Figure 11 is a top view, partially in plan form, of a device including the improvement of an embodiment of the invention.

Figure 12 shows a simplified cross-sectional view of the Figure 11 device.

Figure 13 is a simplified cross-section of the device of Figure 11 or Figure 12, useful in understanding how the improvement of the invention operates to reduce or eliminate electrochemical migration of silver metal.

Figure 14 is another simplified cross sectional view of a device with a mesh electrode, showing how a guard ring in accordance with an embodiment of the invention can be employed.

Figure 15 illustrate another embodiment of the invention, employing a guard sheet.

Figure 16 shows a simplified cross sectional view of a device in accordance with a further embodiment of the invention.

Figure 17 shows a simplified cross-sectional view of a portion of a device in accordance with a still further embodiment

of the invention.

### DETAILED DESCRIPTION

Figures 1 illustrates a III-V nitride light emitting diode (LED) 110 that includes a bottom reflective layer 112, a substrate 115, which may be for example a sapphire, SiC, or GaN substrate, an n-type layer 120 of a III-V nitride semiconductor for example n-type GaN, and a p-type layer 140 of a III-V nitride semiconductor for example p-type GaN. The active region 130 can be the p-n junction itself or, more typically, a single quantum well or multiple quantum wells of III-V nitride between barrier layers of another III-V nitride, for example using InGaN and AlGaN. [It will be understood that any suitable III-V nitride semiconductors can be used for any of the semiconductor layers of the device, and that suitable additional semiconductor layers can be employed in the device.] A conductive metal electrode 150 (the n-electrode) is deposited on the n-type layer 120 and a conductive metal electrode 160 (the p-electrode) is deposited on the p-type layer 140. As first noted above, the p-electrode conventionally is of much larger area than the n-electrode. As described in the above-referenced copending U.S. Patent Application Serial No. 09/151,554, the p-electrode 160 and the reflector 112 can comprise silver metal, which has advantageous electrically conductive and light reflective properties, and can



form an ohmic contact with the p-type layer 140. The silver electrode 160 can comprise a silver mesh with a pattern of openings, as described in the above-referenced copending Application. The finely patterned electrode can cover the entire surface of the p-layer, or as much thereof as desired, and can be made as thick as necessary (both of these characteristics serving to minimize contact resistance), and light can escape through the openings in the p-electrode, either directly or after one or more reflections. A contact pad 161 is deposited on the p-electrode 160. Leads 116 and 117 are respectively attached to the electrode (or contact) 150 and the contact pad 116, and suitable electrical potentials can be applied across the leads.

Figure 2 shows a top view of a device of the general type shown in Figure 1, and Figure 3 is a simplified cross-sectional view of part of the Figure 2 device. In Figures 2 and 3, as above, the silver mesh p-electrode is labeled 160, the p-contact pad is labeled 161 (Figure 2) and the n-electrode is labeled 150.

In Figure 3, the p-type layer is again represented at 140, the n-type layer is again represented at 120, and the pn junction (where active region layers, not shown in this simplified diagram, can be located) is represented at 130A.

Applicants have noted that the silver electrode metallization is subject to electrochemical migration in the presence of moisture and an electric field, such as the field

developed as a result of applying an operating voltage at the contacts of the device. Electrochemical migration of the silver metallization to the pn junction of the device results in an alternate shunt path across the junction, which degrades efficiency of the device.

Figure 4 illustrates the type of potential gradient that occurs adjacent an exemplary silver electrode 160 and causes migration of silver toward the pn junction. Assume, for example, that the n-contact 150 to an exemplary n-type layer 120 (n-type GaN in this example) is at ground potential and that an exemplary p-electrode layer 160 (silver, in this case) is at a potential +V. The equipotential surfaces (seen as lines in the cross-section of Figure 4) in the exemplary p-type layer 140 (p-type GaN, in this example, which generally has much higher resistivity than n-type GaN), are shown in the Figure as being at potentials  $V_1, V_2, V_3, \dots$ , where

$$V > V_1 > V_2 > V_3 \dots$$

Accordingly, the dissolved silver cations, under the influence of this potential gradient, migrate along the surface of the layer 140 and toward the pn junction (at which exemplary active region 130 is located in this example), where it can provide a shunt path that deteriorates device operation.

The loss of efficiency caused by the metal migration is demonstrated in Figures 5 through 10. Figures 5 and 6 are SEM

photographs of a device of the type diagramed in Figure 2, prior to accelerated reliability testing. Figure 5 shows at, x500 magnification, from top to bottom, the silver mesh electrode, the p-type layer, the pn junction (curved heavy white line), and the n-type layer. Figure 6 is a similar SEM photograph at higher magnification (x2000). In these photographs, no migration of silver to the pn junction is evident. Figures 7 and 8 are SEM photographs (at x2,500 and x16,000 magnifications, respectively) of a similar light emitting diode device after accelerated reliability testing under conditions of 85 degrees C, 85% RH, at 20 mA DC. Silver migration was confirmed by EDX, showing silver droplets (bright spots) forming at the pn junction. Figure 9 is a graph of light output (L) as a function of forward current (I) for the devices of Figures 5, 6 (before accelerated reliability testing - square shaped points in the Figure 9 graph) and Figures 7, 8 (after accelerated reliability testing - circular shaped points in the Figure 9 graph). The substantial loss of measurable light output for the device exhibiting electrochemical migration (after the indicated stressed testing) is indicative of the shunting of the pn junction. Figure 10 shows forward bias I-V curves (using the same graph point symbols for the respective device states; that is, square shaped points for before the stress of reliability testing, and circular shaped points for after the stress of the testing) which demonstrate collapse of

the I-V curve for the stressed device, indicative of an alternate conduction path shunting the pn junction.

Figures 11 and 12 illustrate an embodiment of the invention that employs a migration barrier to prevent migration of the electrode metal, (silver, in this embodiment) toward the pn junction. In the embodiment of Figures 11 and 12, in which like reference numerals represent elements corresponding to those of Figures 2 and 3, respectively, the migration barrier is a guard ring 170 formed around the periphery of the p-electrode 160. The guard ring is preferably a material of high electrical conductivity, such as a conductive metal. As seen in Figures 11 and 12, the guard ring 170 preferably surrounds the entire periphery of the electrode.

Figure 13 illustrates how the migration barrier of embodiments hereof, in the form of a conductive guard ring and/or guard sheet, operates to prevent the deleterious migration of metal along the surface of the p-type layer 140 and toward the active region at the pn junction. As shown in Figure 13, at least the edge of the silver p-electrode 160, along the line where its periphery contacts the p-layer 140, is surrounded by the guard ring 170. As seen in the Figure, in this example (as in the Figure 4 example) the p-electrode is again at a potential +V, so the conductive metal guard ring will also be at the potential +V. Again, the equipotential surfaces (lines in the

cross-sectional Figure) are shown as being at potentials  $V_1$ ,  $V_2$ ,  $V_3$  ....., where

$$V > V_1 > V_2 > V_3 \text{ .....}$$

In this case, the surface of p-type layer 160 around the periphery of silver electrode 160 (and under the guard ring 170) will be at substantially the potential  $+V$ , and there will be little, if any, potential gradient at the edge of the silver electrode 160 that could cause silver to migrate along the surface of the p-layer and toward the pn junction of the device.

In general, any highly conductive material may be used as a guard ring or as a guard sheet (to be described). For example, the metals, Ni, Ti, W, Al Cr, Cu, Au, S, Rh, Re, Ru, or combinations or alloys thereof, may be used. In addition, certain stable conducting and semiconducting compounds may be used, for example the metal silicides, metal nitrides, or highly doped semiconductors. In general, the properties needed are (1) adherence to the silver and the p-type III-V nitride semiconductor; (2) sufficient conductivity to nullify the electrical field at the silver boundary; (3) a compatible method of deposition; (4) a compatible method of patterning the material; (5) absence of electrochemical migration for the selected material in the presence of an electrical field in a moist environment; and (6) controlled mutual solubility and reactivity with respect to the silver. It will be understood

that the listed materials are exemplary, and that other suitable materials can be used.

Figure 14 shows a simplified cross-sectional view taken through a section defined by arrows 14-14 of Figure 11, and including illustration of a pattern of openings 167 in the p-electrode, as described in the above-referenced copending U.S. Patent Application Serial No. 09/151,554. The metal guard ring 170 is seen to be configured such that the transmissivity through the openings of the electrode is unaffected.

Figure 15 shows a further embodiment wherein the migration barrier is a conducting guard sheet 175. This type of configuration can be advantageously employed in applications where the p-electrode is opaque and light generated at the pn junction is extracted in other way(s) from the device, such as in so-called flip-chip or vertical LED types of structures. The guard sheet could also be employed in conjunction with a transparent, or partially transmissive p-electrode by providing an optically transmissive conductive guard sheet using, for example, indium tin oxide.

Other device geometries can employ the principles of the invention. Preferably, the guard ring or guard sheet conductor should encompass the silver thoroughly such that there is no surface electrical pathway from the pn junction to the silver that is not intercepted by the guard conductor. In other words,

all the edges of the silver should preferably be covered by the guard conductor. A guard sheet should preferably cover the entirety of the underlying silver so as to provide a physical barrier to etchants and other substances from penetrating to and subsequently reacting with said silver layer during the operational life of the structure. In the case where the p-metal is intended to be opaque, then complete encapsulation of the silver by the guard conductor is the simplest and most effective (e.g. Figures 15 or 16), although a guard ring geometry can also perform adequately. In the case where the p-metal is made to be optically transmissive to some extent, then the guard ring geometry is preferred unless the guard conductor is optically transparent at the wavelengths of interest. As above noted, a transparent guard sheet (indium tin oxide, for example) may be used.

The guard sheet may contain additional layers or materials which enhance electrical connections or device fabrication in other ways. For example, a layer of material that is chemically reactive with ionic silver species may be included. This reaction would form an insoluble immobile silver species from the ionic species. Other purposes for including additional layers may be to enhance connection to conductors, soldering to other substrates or chip mounting schemes, or interconnection of adjacent devices.

Figure 16 shows a further embodiment of the invention in which the migration barrier is held at a potential that tends to repulse ions back toward the p-electrode from which they would otherwise tend to migrate. The illustrated embodiment shows n-type layer 120 (n-type GaN, for example), p-type layer 140 (p-type GaN, for example), and active region 130 therebetween. The silver p-electrode is represented at 160 and the n-electrode is represented at 155. The migration barrier in this embodiment is a guard ring 190, spaced from the p-electrode, on the p-type layer 140. In this example, the p-electrode is at a voltage  $V_3$ , the n-electrode is at a voltage  $V_1$ , and the guard ring is at a voltage  $V_2$ , where  $V_2 > V_3 > V_1$ . By keeping the voltage  $V_2$  slightly above  $V_3$ , an electric field is generated which tends to drive silver ions, that would otherwise tend to move toward the pn junction due to electrochemical migration, back toward the p-electrode.

The guard ring or guard sheet can also comprise a structure of multiple layers of conducting metals and semiconductors in combination with each other and in possible combination with dielectric interspersing layers which may incorporate vias through which electrical connection between conducting layers can be achieved.

The guard sheet hereof can also serve the purpose of encapsulating and protecting the silver. In addition to the



metals already noted above, the following further materials are noted: titanium nitride, tungsten nitride, and nitrogenated titanium-tungsten alloy. These and other suitable materials can be deposited by techniques such as sputtering, evaporation, or chemical vapor deposition. Applicant has noted that coverage of the silver electrode "step" can become compromised by cracking, accentuated grain boundaries, or other material defects, especially adjacent the top edge of the silver electrode. This crack or other defect can provide a path through contaminants, and moisture can penetrate to the silver layer and react with it.

The embodiment of Figure 17 addresses and solves this problem. The Figure shows p-type layer 140 (p-type GaN, for example) with a silver p-electrode 160 thereon. An edge protector 1791 is deposited over the edge of the electrode, and the guard sheet (or ring) 1792 covers the edge protector and at least part of the electrode. Now, if a crack develops in the step of the outer guard sheet, it will not likely penetrate the edge protector. The edge protector does not have to be conducting so long as electrical connection can be made to the final deposited, conducting guard sheet. A material which deposits over the defined silver such that it covers the edge of the silver without cracking would preferentially be chosen. This edge protector is also preferably a material over which the final guard sheet can be deposited such that good step coverage of the guard sheet over

the edges of the edge protector can be achieved. A suitable dielectric such as  $\text{Al}_2\text{O}_3$  can be utilized for the edge protector.

The invention has been described with reference to particular preferred embodiments, but variations within the spirit and scope of the invention will occur to those skilled in the art. For example, while the illustrated embodiments dealt with effects at the p-electrode, it will be understood that the migration barrier of the present invention can be utilized for protection at the n-electrode against effects including electrochemical migration of negative ionic species.

CLAIMS:

1. A light-emitting device, comprising:

a semiconductor structure having a plurality of semiconductor layers and including an active region within said layers;

first and second conductive metal electrodes contacting respectively different semiconductor layers of said structure; and

a migration barrier for preventing migration of metal from at least one of said electrodes onto the surface of the semiconductor layer with which said at least one electrode is in contact.

2. The device as defined by claim 1, wherein said at least one electrode comprises a silver-containing electrode.

3. The device as defined by claim 1, wherein said device further includes means for applying electrical signals across said first and second electrodes, and wherein said migration barrier is operative to prevent electrochemical migration of metal from said at least one electrode on said surface of the semiconductor layer with which said electrode is in contact.

4. The device as defined by claim 2, wherein said device further includes means for applying electrical signals across said first and second electrodes, and wherein said migration barrier is operative to prevent electrochemical migration of metal from said at least one electrode on said surface of the semiconductor layer with which said electrode is in contact.

5. The device as defined by claim 1, wherein said plurality of semiconductor layers includes an n-type layer of a III-V nitride semiconductor and a p-type layer of a III-V nitride semiconductor, and wherein said at least one electrode is deposited on said p-type layer.

6. The device as defined by claim 4, wherein said plurality of semiconductor layers includes an n-type layer of a III-V nitride semiconductor and a p-type layer of a III-V nitride semiconductor, and wherein said at least one electrode is deposited on said p-type layer.

7. The device as defined by claim 5, wherein said device includes an active light-emitting region at the pn junction between said p-type layer and said n-type layer.

8. The device as defined by claim 6, wherein said device includes an active light-emitting region at the pn junction between said p-type layer and said n-type layer.

9. The device as defined by claim 1, wherein said migration barrier comprises a guard ring around the periphery of said at least one electrode.

10. The device as defined by claim 4, wherein said migration barrier comprises a guard ring around the periphery of said at least one electrode.

11. The device as defined by claim 1, wherein said guard ring contacts said at least one electrode.

12. The device as defined by claim 4, wherein said guard ring contacts said at least one electrode.

13. The device as defined by claim 1, wherein said guard ring is spaced from said at least one electrode.

14. The device as defined by claim 4, wherein said guard ring is spaced from said at least one electrode.

15. The device as defined by claim 13, wherein said guard ring is held at a positive potential with respect to the potential of said at least one electrode.

16. The device as defined by claim 14, wherein said guard ring is held at a positive potential with respect to the potential of said at least one electrode.

17. The device as defined by claim 11, wherein said guard ring covers a portion of said surface of the semiconductor layer with which said at least one electrode is in contact.

18. The device as defined by claim 13, wherein said guard ring covers a portion of said surface of the semiconductor layer with which said at least one electrode is in contact.

19. The device as defined by claim 11, wherein said guard ring has a substantially step-shaped cross-section, and also covers the edge of said at least one electrode.

20. The device as defined by claim 12, wherein said guard ring has a substantially step-shaped cross-section, and also covers the edge of said at least one electrode.

21. The device as defined by claim 1, wherein said migration barrier comprises a guard sheet that covers the surface of said at least one electrode.

22. The device as defined by claim 4, wherein said migration barrier comprises a guard sheet that covers the surface of said at least one electrode.

23. The device as defined by claim 10, wherein said guard ring comprises a conductive material.

24. The device as defined by claim 22, wherein said guard sheet comprises a conductive material.

25. The device as defined by claim 23, wherein said conductive material is a conductive metal.

26. The device as defined by claim 24, wherein said conductive material is a conductive metal.

27. The device as defined by claim 25, wherein said conductive metal comprises a metal containing at least one of Ni, Ti, W, Al, Cr, Cu, Au, Sn, Rh, Re, Ru.

28. The device as defined by claim 26, wherein said conductive metal comprises a metal containing at least one of Ni, Ti, W, Al, Cr, Cu, Au, Sn, Rh, Re, Ru.

29. The device as defined by claim 1, wherein said migration barrier includes an edge protector portion which covers an edge of said at least one electrode, and a conductive guard sheet that covers said edge protector portion and at least a portion of said at least one electrode.

30. The device as defined by claim 2, wherein said migration barrier includes an edge protector portion which covers an edge of said at least one electrode, and a conductive guard sheet that covers said edge protector portion and at least a portion of said at least one electrode.

31. The device as defined by claim 30, wherein said edge protector portion comprises a dielectric material.

32. A light emitting device, comprising:  
a semiconductor structure that includes a light-emitting active region between an n-type layer of III-V nitride semiconductor and a p-type layer of III-V nitride semiconductor;  
a p-electrode comprising silver-containing metal



deposited on said p-type layer;

an n-electrode coupled with said n-type layer;

means by which electrical signals can be applied across said electrodes to cause light emission from the active region; and

a migration barrier for preventing electrochemical migration of silver ions from said p-electrode toward the active region.

33. The device as defined by claim 32, wherein said migration barrier comprises a guard ring around the periphery of said p-electrode.

34. The device as defined by claim 33, wherein said guard ring covers a portion of the p-type layer.

35. The device as defined by claim 33, wherein said guard ring contacts said p-electrode.

36. The device as defined by claim 33, wherein said guard ring is spaced from said p-electrode.

37. The device as defined by claim 36, wherein said guard ring is held at a positive potential with respect to the

potential of said p-electrode.

38. The device as defined by claim 35, wherein said guard ring has a substantially step-shaped cross-section, and also covers the edge of said p-electrode.

39. The device as defined by claim 32, wherein said migration barrier comprises a guard sheet that covers the surface of said p-electrode.

40. The device as defined by claim 33, wherein said guard ring comprises a conductive material.

41. The device as defined by claim 39, wherein said guard sheet comprises a conductive material.

42. The device as defined by claim 40, wherein said conductive material is a conductive metal.

43. The device as defined by claim 41, wherein said conductive material is a conductive metal.

44. The device as defined by claim 42, wherein said conductive metal comprises a metal containing at least one of Ni,

Ti, W, Al, Cr, Cu, Au, Sn, Rh, Re, Ru.

45. The device as defined by claim 43, wherein said conductive metal comprises a metal containing at least one of Ni, Ti, W, Al, Cr, Cu, Au, Sn, Rh, Re, Ru.

46. A method for making a light emitting device, comprising the steps of:

forming a semiconductor structure that includes a light-emitting active region between an n-type layer of III-V nitride semiconductor and a p-type layer of III-V nitride semiconductor;

depositing a p-electrode comprising silver-containing metal on said p-type layer, and an n-electrode on said n-type layer; and

providing a conductive migration barrier around said p-electrode for preventing migration of silver ions from said p-electrode toward the active region.

47. The method as defined by claim 46, wherein said step of providing a conductive migration barrier comprises providing a guard ring around the periphery of said p-electrode.

48. The method as defined by claim 46, wherein said step of

providing a conductive migration barrier comprises providing a guard sheet that covers the surface of said p-electrode.

49. The method as defined by claim 47, wherein said step of providing a guard ring comprises providing a guard ring that contacts said p-electrode.

50. The method as defined by claim 47, wherein said step of providing a guard ring comprises providing a guard ring that is spaced from said p-electrode.

49. The method as defined by claim 47, wherein said step of providing a guard ring comprises providing a guard ring that contacts said p-electrode.




Figure 1




Figure 2




Figure 3




Figure 4




Figure 5




Figure 6




Figure 7




Figure 8




Figure 9




Figure 10






Figure 11




Figure 12




Figure 13




Figure 14




Figure 15




Figure 16




Fig. 17

sheet 1 of 4

DECLARATION FOR PATENT APPLICATION AND POWER OF ATTORNEY

Docket No. LML-187/704

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name, and

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

LIGHT EMITTING SEMICONDUCTOR METHOD AND DEVICE

the specification of which

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as U.S. Application No. \_\_\_\_\_ or PCT International Application No. \_\_\_\_\_ and was amended on \_\_\_\_\_ (if applicable).

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56.

I hereby claim foreign priority benefits under 35 USC 119(a)-(d) of any foreign application(s) for patent or inventor's certificate, or 365(a) of any PCT international application which designated at least one country other than the United States Of America, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate, or of any PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Appl. Number(s)	Country	Foreign Filing Date	Priority Claimed
			<input type="checkbox"/> yes <input type="checkbox"/> no
			<input type="checkbox"/> yes <input type="checkbox"/> no

I hereby claim the benefit under 35 USC 119(e) of any United States provisional application(s) listed below:

<u>U.S. Provisional</u> <u>Application Number(s)</u>	<u>Filing Date</u>
---	--------------------

I hereby claim the benefit under 35 USC 120 of any United States application(s), or 365(c) of any PCT International application designating the United States Of America, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 USC 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

<u>Application</u> <u>Serial Number(s)</u>	<u>Filing Date</u>	<u>Status - patented,</u> <u>pending, abandoned</u>
---	--------------------	--

As a named inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith: Martin M. Novack (25,164)

I hereby request that all correspondence, notices, official letters and other communication be directed to

Martin M. Novack, Esq.  
1960 Bronson Road, Bldg. 1  
Fairfield, CT 06430

and that all telephone calls be directed to Martin M. Novack, at (203)255-4373 [fax (203)255-4259].

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 USC 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

SOLE OR FIRST INVENTOR

Signature  Date 28 August 2000

Full name: Daniel A. Steigerwald

Residence: 10430-B Lockwood Drive, Cupertino, CA 95014

Citizenship: USA

Post Office Address: Same

SECOND JOINT INVENTOR (IF ANY)

Signature  Date 25 August 2000

Full name: Michael J. Ludowise

Residence: 6555 Slida Drive, San Jose, CA 95129

Citizenship: USA

Post Office Address: Same

THIRD JOINT INVENTOR (IF ANY)

Signature  Date 25 August 2000


Full name: Steven A. Maranowski

Residence: 1737 Willow Creek Drive, San Jose, CA 95124

Citizenship: USA

Post Office Address: Same

FOURTH JOINT INVENTOR (IF ANY)

Signature  Date 25 August 2000

Full name: Serge L. Rudaz

Residence: 382 Sunset Ave., Sunnyvale, CA 94086

Citizenship: Switzerland

Post Office Address: Same

FIFTH JOINT INVENTOR (IF ANY)

Signature Jerome Bhat Date 28/8/2000

Full name: Jerome C. Bhat

Residence: 560 North Sixth Street #205, San Jose, CA 95112

Citizenship: Britain and France

Post Office Address: Same

(O-59)